PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-316087

(43) Date of publication of application: 14.11.2000

(51)Int.Cl.

HO4N 1/40 GO6T 1/00

HO4N 1/19

(21)Application number: 11-124031

(71)Applicant: RICOH CO LTD

(22)Date of filing:

30.04.1999


(72)Inventor: WADA SHINICHIRO

(54) IMAGE READER

(57)Abstract:

PROBLEM TO BE SOLVED: To stably obtain a read image with high image quality by allowing a D/A converter setting a conversion use reference signal (conversion parameter) to adjust the setting value at a maximum dynamic range in the case of digitizing an image signal from an image sensor so as to enhance digital conversion accuracy and accuracy of various level correction of the image signal conducted at the same time with this adjustment.

SOLUTION: A setting value outputted from a D/A converter 51 is used for offset and gain adjustment for an analog signal processing circuit 40 processing an image signal and for reference signal adjustment of an A/D convert 41. The D/A converter 51 to which a fed back digital output from the A/D converter 41 is inputted as a DI outputs setting values from A01-A05 on the basis of reference voltages Vreft, Vrefb that can be adjusted externally. The reference voltages Vreft, Vrefb are set again on the basis of a maximum value and a



minimum value of the output of the A/D converter 41 obtained by correcting various levels by using the reference voltages Vreft, Vrefb for the initial values to adjust the setting values at the maximum dynamic range.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1]An image sensor.

A picture signal processing means to process and change an analog picture signal outputted from this image sensor based on parameter value set as variable.

A control means which controls operation of this picture signal processing means.

It is the image reader provided with the above, and said control means adjusts parameter value which a dynamic range equips with a controllable D/A converter and to which it is set by this D/A converter in said picture signal processing means.

[Claim 2]While said picture signal processing means has an A/D converter which carries out the A/D conversion of the analog picture signal outputted from said image sensor based on a reference signal value set as variable, The image reader according to claim 1, wherein a preset value of a reference signal in this A/D converter is adjusted by said D/A converter. [Claim 3]While said picture signal processing means has an analog signal processing circuit which processes an analog picture signal outputted from said image sensor based on a processing parameter set as variable, The image reader according to claim 1 or 2, wherein a preset value of a processing parameter in this analog signal processing circuit is adjusted by said D/A converter.

[Claim 4]An image reader given in two to either of claims 1 thru/or 3, wherein a dynamic range is controlled based on a digital output to which said D/A converter is outputted from said A/D converter.

[Claim 5] The image reader according to any one of claims 1 to 4 performing control of a dynamic range of said D/A converter by adjusting a preset value of a reference signal used for D/A conversion.

[Claim 6] The image reader according to any one of claims 2 to 5, wherein said D/A converter performs gray balance amendment of a picture signal by adjusting a preset value of a reference signal in said A/D converter based on the output.

[Claim 7] The image reader according to any one of claims 3 to 6, wherein said D/A converter performs black level correction of a picture signal, and/or white level amendment by adjusting a preset value of a processing parameter in said analog signal processing circuit based on the output.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention] [0001]

[Field of the Invention]In this invention, the level of the reference signal used for the analog processing of the picture signal output from a line image sensor and A/D conversion processing is adjusted more to details about the image reader which reads a manuscript by the scan of a line image sensor according to a sensor output.

Therefore, it is related with the image reader which raised the accuracy of the picture signal output after processing.

[0002]

[Description of the Prior Art]It is ************************* about amendment of the shading compensation etc. which amend the luminous energy distribution of a light source, and the sensitivity distribution of CCD to the picture signal which performed the image input with the line image sensor (CCD) of the image reader, and was read in the former by CCD in a copying machine, a scanner, etc. Since these processings are usually performed in the stage which digitized after carrying out the A/D conversion of the analog output from CCD in the case of a digital machine, the fall of resolution is not avoided for a quantization error. Also when carrying out an A/D conversion, taking offset used as the factor which lowers resolution, and changing a profit into the optimal possible state and carrying out an A/D conversion, it is necessary to remove the influence of the ground of a manuscript and to make a picture output with the digital value of a high resolution (high gradation), in order to cope with such a thing.

[0003]one conventional example proposed as art to which the picture which should remove and read the influence of the ground of a manuscript is made to output with the digital value of a high resolution is because the reference voltage of an A/D converter is changed. When this changes fixed voltage and a programmed voltage for the reference voltage of an A/D converter with a switch and it reads only one manuscript, A switch chooses fixed voltage, and when reading the manuscript conveyed one by one by an automatic draft feeder in a read position, a switch chooses the variable voltage set up by analog circuitry composition, is changed according to a generating picture, and enables it to adjust image concentration automatically properly. [0004]One example which will be accepted is what performs an automatic setup of the reference signal for A/D conversions by a different method from the above conventionally, The peak hold circuit which detects the peak value of the output from an A/D converter is provided, the reference signal for A/D conversions is controlled and the high-resolution digital output of the picture which should be read is secured so that the peak value detected by this circuit may serve as a full scale of an A/D conversion. Therefore, in this example, after processing the digital output from an A/D converter by a digital circuit system, the D/A converter was provided in the final stage, it changed into the analog value, and this is inputted into the A/D converter as a reference signal for A/D conversions. Operation of the A/D converter at the time of adjusting the reference signal of the A/D converter performed to this appearance and a D/A converter is explained more below at details.

[0005]Drawing 8 is a figure showing the outline composition of an A/D converter. A/D converter

41 like a graphic display The one analog input terminal Vin, The digital output terminals BIT0-BIT7 for two or more minutes (for example, 8 bits), It has terminal Vref⁺ for maximums (the power supply voltage VCC is taken as the maximum), and terminal Vref⁻ for minimums (ground voltage VSS is usually taken) as the clock terminal CLK which determines the timing of an A/D conversion, and a terminal which determines the reference voltage of the upper and lower sides for A/D conversions. Total of the digital output from A/D converter 41: sigmaBITi, If it is decided by Vin, Vref⁺, and Vref⁻ and a full scale of a digital output is set to FS, it will be sigmaBITi=FSx(Vin-Vref⁻)/(Vref⁺-Vref⁻).... (1)

If it carries out, and it is expressed and Vref is made into a ground with resolution (i= 8) of 8 bits, since it will be Vref=0 and FS=255, the above-mentioned formula (1) is sigmaBITi=255xVin/Vref+.... (2)

It becomes. That is, total of a digital output is determined by the ratio of Vin and Vref⁺. reference voltage — upper limit — the digital output by Vin in that case if setting out of the pressure value of Vref⁺ is lower than Vin — a full scale — 255 will be outputted, but to Vin, if too high, gradation will be made useless. Therefore, as for the value of Vref⁺, it is desirable to set up become equal to the maximum which Vin can take. In order to set this up automatically, the analog value according to a peak value is set up as Vref⁺ by performing the peak hold of the digital output of A/D converter 41, and inputting the held peak value into a D/A converter. [0006] Drawing 9 is a figure showing the outline composition of a D/A converter. The input terminal Vreft in which D/A converter 51 leads to the power supply VCC like a graphic display. everything but the input terminal Vrefb connected with grand VSS — serial—data input terminal DI, the shift clock input terminal CLK, LD input terminal, and two or more minutes — for example, the analog output terminals A01–A08 of ** are formed by eight channels. Since part precision, temporality, environment, etc. may become a factor and dispersion may arise, the voltage VCC of constant value has been built over the terminal Vreft for maximums. It is usually made into VCC=5(V).

The serial data whose data length is 12 bits are inputted into serial—data input terminal DI. As for 8 bits of low ranks of serial data, top 4 bits becomes address selections by the object for level setting of output voltage. The input signal from DI input terminal is inputted into 12 bit shift registers in the standup of the shift clock inputted from the shift clock input terminal CLK. If a High level is inputted into LD input terminal, the value of the data currently held at 12 bit—shift REJITA will be set in the register for an output. In the circuitry of this conventional example, by 5(V), supposing Vrefb is 0(V) in GND, Vref in the above—mentioned formula (2) will serve as 5(V) s, and as for Vin, Vreft which takes the fixed pressure value is digitized at a rate over 5(V)s. Therefore, the voltage per data 1 step becomes 5(mV) / 255 (mV), i.e., about 20. [0007]

[Problem(s) to be Solved by the Invention] However, in adjustment of the above-mentioned reference voltage of an A/D converter, like the first example, when reference voltage is set up by the system of analog circuitry composition, a system is in instability, and it is **. For example, when the noise which has especially a constant period on a pulse when a noise mixes in a power supply mixes, a noise depressing effect with an amplifier will decrease remarkably, and a noise will mix also in an output. Since a peak hold or sample hold has determined the reference voltage level for A/D converters in the unstable state where ** which a noise will mix also according to ambient conditions, and such a noise can mix, it becomes a thing in which the stability of the whole system is also spoiled. Since the level fluctuation by temperature may arise, image deterioration will arise gradually over a long time. If the accuracy of amendment was also required and the reference signal Vref of the D/A converter was fixed to constant value (5(V)) in the second example when high definition was required, It becomes impossible for the dynamic range of a D/A converter to be insufficient, it cannot adjust to the value of a request of the reference voltage set as an A/D converter, and cannot meet the high-definition demand enough.

[0008] This invention was made in view of the problem of the above conventional technologies, and the purpose, When digitizing the analog picture signal from an image sensor, the D/A converter which sets up the reference signal (processing and conversion parameter) used for processing and conversion of a picture signal is made to adjust a preset value with the greatest dynamic range, It is in providing the reader which makes it possible to obtain a high-definition read picture by being stabilized by raising the accuracy of various level adjusting of a picture signal performed by raising the accuracy of the digital conversion of a picture signal, and adjusting processing and a conversion parameter simultaneously.

[Means for Solving the Problem] A picture signal processing means by which an invention of claim 1 processes and changes an analog picture signal with which it is outputted from an image sensor and this image sensor based on parameter value set as variable, In an image reader which it has, a control means which controls operation of this picture signal processing means said control means, A dynamic range is provided with a controllable D/A converter, and constitutes an image reader adjusting parameter value set up by this D/A converter in said picture signal processing means.

[0010]In the image reader according to claim 1, an invention of claim 2 said picture signal processing means, While having an A/D converter which carries out the A/D conversion of the analog picture signal outputted from said image sensor based on a reference signal value set as variable, A preset value of a reference signal in this A/D converter is adjusted by said D/A converter.

[0011]In the image reader according to claim 1 or 2, an invention of claim 3 said picture signal processing means, While having an analog signal processing circuit which processes an analog picture signal outputted from said image sensor based on a processing parameter set as variable, A preset value of a processing parameter in this analog signal processing circuit is adjusted by said D/A converter.

[0012]As for an invention of claim 4, in the image reader according to any one of claims 1 to 3, a dynamic range is controlled based on a digital output to which said D/A converter is outputted from said A/D converter.

[0013]An invention of claim 5 performs control of a dynamic range of said D/A converter by adjusting a preset value of a reference signal used for D/A conversion in the image reader according to any one of claims 1 to 4.

[0014]In the image reader according to any one of claims 2 to 5, an invention of claim 6 performs gray balance amendment of a picture signal, when said D/A converter adjusts a preset value of a reference signal in said A/D converter based on the output.

[0015]In the image reader according to any one of claims 3 to 6, an invention of claim 7 said D/A converter, By adjusting a preset value of a processing parameter in said analog signal processing circuit based on the output, black level correction of a picture signal and/or white level amendment are performed.

[0016]

[Embodiment of the Invention]It explains based on the example of the following shown with the drawing which attaches this invention. Drawing 1 is a figure showing the outline of the composition of the color copy reader which applied this invention. First, the entire configuration of this device is explained with reference to drawing 1. The contact glass 1 with which a device lays the manuscript 14, and the halogen lamp 2 for manuscript exposure, The 1st carriage 6 in which the 1st reflective mirror 3 was laid, and the 2nd carriage 7 in which the 2nd reflective mirror 4 and the 3rd reflective mirror 5 were laid, Three-line type color CCD series 9 which carries out photoelectric conversion of the picture in which image formation is carried out by the lens unit 8, It comprises the sensor board board 10, the CCD signal treating substrate 12 which performs various kinds of processings to a picture signal, the connecting cable 11, the white reference board 15 for amending various kinds of distortion by a reading light study system etc., and the scanner body 13 that equips these. At the time of reading operation, with a stepping motor (not shown), it is moved in the direction of arrow A in a figure, and the 1st carriage 6 and the 2nd carriage 7 carry out vertical scanning of the manuscript surface on the contact glass 1,

and read the whole manuscript surface.

[0017]Drawing 2 is a figure showing the acceptance surface of three-line type color CCD series 9. Reduced type CCD which coated the filter of each color of the decomposed colors R (red), G (green), and B (blue) as each line image sensor by the type which was able to be located in a line. As for R-CCD16, G-CCD17, and B-CCD18, the dot position of the scanning direction is the same the arrangement which shifted to the vertical scanning direction A the constant interval every. Therefore, since each color outputs have delay in the vertical scanning direction A, the amendment using a line memory is needed. Drawing 3 is a block diagram showing the circuitry of three-line type color CCD series 9. It has a register of two rows which R-CCD16, G-CCD17, and B-CCD18 divide the picture signal detected by the even number (EVEN) pixel and odd number (ODD) pixel in each light sensing portion, and holds each signal. The picture signal VRE, VRO, VGE, VGO, VBE, and VBO are independently outputted by driving a register synchronizing with (that is, on the whole, it has CCD registers 1-6) and a drive pulse.

[0018] Drawing 4 is a time chart which shows the correlation of the timing of various kinds of signals for driving CCD. The shift signal SH for transporting to a CCD register from a light sensing portion, and the transfer clock phi 1 for carrying out charge transfer of the inside of a CCD register and phi 2, A drive pulse generally comprises phiCLP for clamping pulse phiRS for resetting the output buffer in CCD, and the electric black level immediately after reset. Receiving light is continued during the period when a light sensing portion is from the shift signal SH to the following shift signal SH. This time is called storage time. The transfer clock phi 1 and phi 2 are the frequency which can transmit all the pixels of CCD in this storage time, and it becomes conditions that a transfer clock does not move during active period length in the shift signal SH. Vo shown in drawing 4 is a generating picture. Drawing 5 is a block diagram showing more in details the image processing circuit which it has in the signal processing substrate 12 in the color copy reader of drawing 1. The signal processing substrate 12 is equipped with the analog signal processing circuit 40, the A/D conversion circuit 41, the shading correction circuit 42, the correction circuit 43 between lines, the control circuit 44, and the oscillator 45. [0019]Operation of an image processing circuit is mainly explained with reference to drawing 5. First, it is irradiated with a manuscript by the halogen lamp 2, and reduction image formation of the catoptric light from the manuscript 14 is carried out on three-line type color CCD line sensor 9 through the lens unit 8 through the 1st carriage 6 and the 2nd carriage 7, and it is read for every line. On the sensor board board 10 which receives the read picture signal, a picture signal is outputted to the CCD signal treating substrate 12 from three-line type color CCD line sensor 9 synchronizing with the drive pulse SH. This analog picture signal is inputted into the analog signal processing circuit 40 of the CCD signal treating substrate 12. By sampling a picture signal by a sample pulse, respectively, and holding it by a sample hold circuit (not shown), in the analog signal processing circuit 40, A picture signal is made into the continuous analog signal, the level of the dark output of CCD is detected in a black level correction circuit (not shown), the variation in a signal is amended on the basis of a black level, and the picture signal after amendment is outputted. In order that a picture signal may amend the real light volume decided by relation between CCD sensitivity and manuscript surface illumination, AGC (Auto Gain Control) is made.

[0020]The analog signal outputted from the analog signal processing circuit 40 is changed into a digital signal by the A/D conversion circuit 41. It is carried out by digital processing after the shading correction circuit 42 of the next step, and here, Based on the picture signal which read the catoptric light of the white reference board 15 irradiated by the halogen lamp 2 with three-line type color CCD line sensor 9, the luminous-intensity-distribution nonuniformity of the variation in the sensitivity of CCD or illuminating system is amended so that the level of predetermined concentration may be obtained. In the correction circuit 43 between lines, a gap of each line is amended using the memory for amendment between lines, and the delay produced between R [of a vertical scanning direction], G, and B each line writing with 3line type as explained with reference to drawing 2 is outputted as a picture signal read in the same position. In the control circuit 44, the control signal which controls operation of each above-mentioned processing circuit 40, i.e., an analog signal processing circuit, the A/D conversion circuit 41, the

shading correction circuit 42, and the correction circuit 43 between lines is generated. in addition — being based on the clock from the oscillator 45 in that case — a system — the whole operation and the timing of a signal are adjusted.

[0021]In the CCD signal treating substrate 12, from three-line type color CCD line sensor 9 to R. G and B — about each the two analog picture signals (ODD, EVEN) VRE, VRO, VGE, VGO, VBE, and VBO in the analog processing circuit 40, [amend and] It is necessary to change into a digital value by A/D converter 41 of the next step, it is necessary to perform initial setting so that reading operation of the scanner part which actually reads a manuscript can be performed, and control for it is performed. In this case, by A/D converter 41, gray balance amendment (Vref adjustment) is performed for ODD/EVEN difference amendment, black level correction (DC offset amendment), and white level amendment (gain control) in the analog signal processing circuit 40. In this invention, these amendments are performed based on the digital output value of A/D converter 41, and it is controlled by the analog value outputted from the D/A converter which considers this digital value as an input. He is trying to adjust the reference voltage in a D/A converter to the greatest dynamic range by feeding back the digital output of A/D converter 41. Feedback of the digital output value in this control is performed when CPU (not shown) of the control circuit 44 reads the data currently held with the digital value detection register of the shading correction circuit 42. The input to a D/A converter is performed via the control circuit 44 in the form of 12 bits (8 bits of data) serial data.

[0022] Next, the initialization action in each processing circuit by the composition of a control system and the control system which consist of the analog signal processing circuit 40 and A/D converter 41 which are controlled by a D/A converter and the D/A converter is explained in detail. Drawing 6 is a block diagram showing the composition of this control system. A control system consists of D/A converter 51 into which control data is inputted with a digital value, A/D converter 41 by which the analog output from D/A converter 51 is set up, and an output is controlled with the set-up value, and the analog signal processing circuit 40. Serial-data input terminal DI, the shift clock input terminal CLK, LD input terminal, and the analog output terminals A01-A08 for eight channels other than the input terminals Vreft and Vrefb of reference voltage with which D/A converter 51 can adjust voltage from the exterior are provided. The serial data whose data length is 12 bits are inputted into serial-data input terminal DI. As for 8 bits of low ranks of serial data, top 4 bits becomes address selections by the object for level setting of output voltage. The input signal from DI input terminal is inputted into 12 bit shift registers in the standup of the shift clock inputted from the shift clock input terminal CLK. If a High level is inputted into LD input terminal, the value of the data currently held at 12 bit-shift REJITA will be set in the register for an output. The output voltage Vout of D/A converter 51 will change by the reference voltage Vreft and Vrefb which can be adjusted from input data: <DATA> and the outside, and the relation becomes like the following formulas.

Vout=Vrefb+(Vreft-Vrefb) x<DATA>/255 [0023] Drawing 7 shows the flow chart of the initialization action of each processing circuit performed by the above-mentioned control system. With reference to drawing 7, an initialization action is explained below. It writes in addition by parenthesis writing into an explanatory note for reference of the step number of drawing 7. At the time of the start of initial setting, an initial value is set as the reference voltage Vreft and Vrefb of D/A converter 51 (S1). Here, it is considered as Vreft=5(V) and Vrefb=0(V). When taking the composition of drawing 6, this reference voltage is made possible by setting out by setting <DATA> =0 as the channel of the analog output terminal A06 at the channel of <DATA>=255 and A07. The voltage per step at this time becomes (5-0) / 255(V), and is set to about 20 (mV).

[0024] By adjusting the output from the output terminals A02 and A03, and setting that value as the analog signal processing circuit 40 on this condition, Black level correction (DC offset amendment) is performed (S2), the output from the output terminals A04 and A05 is adjusted, and white level amendment (gain control) is performed with the value (S3). Gray balance amendment (Vref adjustment) is performed by adjusting the output from the output terminal A01, and setting the value as Vref⁺ of A/D converter 41. Next, the maximum obtained as a procedure

adjusted to the greatest dynamic range by A01-A05 which were set up with the input value <DATA>, The minimum is calculated, the value exceeding a little maximum is set as the output terminal A06 (Vreft), and a value somewhat smaller than the minimum is reset to the output terminal A07 (Vrefb) (S5). The maximum of <DATA> concerning setting out to A01-A05 here, for example 200 (about 3.92 (V)s), When the minimum is 100 (about 1.96 (V)s), Vreft=4.0(V) of the output terminal A06 is set up become Vrefb=1.9(V) of the output terminal A07. According to this setting out, the voltage per step becomes (4-1.9) / 255(V), and is set to about 8 (mV), a dynamic range spreads and the higher-precision amendment of it is attained.

[0025]Repeat Step S2 which is in this state and was performed previously – S4, namely, adjust the output from the output terminals A02 and A03, and black level correction (DC offset amendment) is performed (S7), The output from the output terminals A04 and A05 is adjusted, white level amendment (gain control) is performed (S8), the output from the output terminal A01 is adjusted, and gray balance amendment (Vref adjustment) is performed (S9). Thus, by assigning a D/A converter for every amendment, by the adjusting operation which could open the dynamic range further and was stabilized, high-precision amendment is attained and a high-definition read image can be obtained. Also in a natural monochrome case, it is applicable although explanation of this example explained by the case where three-line type color CCD series is used. [0026]

[Effect of the Invention](1) When the picture signal from an image sensor is digitized according to this invention, the processing parameter (DC offset.) in the analog picture signal processing means formed in the preceding paragraph of the reference signal (conversion parameter) in an A/D converter, and the A/D converter By having controlled the dynamic range of the D/A converter which sets up a gain, and having made it possible to adjust a preset value with the greatest dynamic range, The accuracy of digital conversion and the accuracy of various level adjusting of a picture signal simultaneously performed by this adjustment are raised, and a high-definition read picture can be obtained by being stabilized.

[0027](2). Based on the digital output which is outputted from an A/D converter in addition to the effect of the above (1), control the dynamic range of a D/A converter. That is, by feeding back the A/D conversion result of a picture signal and controlling the dynamic range of a D/A converter, Optimal range comprehension is performed automatically, the accuracy of digital conversion and the accuracy of various level adjusting of a picture signal simultaneously performed by this adjustment are raised further, and a high-definition read picture can be obtained by being stabilized. When materializing control of the dynamic range of a D/A converter, an easy means can realize by adjusting the preset value of the reference signal (reference signal) used for D/A conversion according to the digital output after the A/D conversion of the picture signal in an A/D converter.

[0028](3) In [in addition to the effect of the above (1) and (2)] a D/A converter, Further the reference signal (reference signal) used for D/A conversion by setting up and inputting the digital output after the A/D conversion of a picture signal as a variable value, It is possible to output the conversion parameter or processing parameter used for each output channel after analogue conversion as a preset value in an A/D converter and an analog signal processing circuit, respectively, So that gray balance amendment of a picture signal may be performed in an A/D converter, Since amendment of such a picture signal can make it simultaneous when it is made to perform black level correction of a picture signal, and/or white level amendment in an analog signal processing circuit and the picture signal from an image sensor is digitized, a high-definition read picture can be obtained by being stabilized.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention]In this invention, the level of the reference signal used for the analog processing of the picture signal output from a line image sensor and A/D conversion processing is adjusted more to details about the image reader which reads a manuscript by the scan of a line image sensor according to a sensor output.

Therefore, it is related with the image reader which raised the accuracy of the picture signal output after processing.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art]It is ********* about amendment of the shading compensation etc. which amend the luminous energy distribution of a light source, and the sensitivity distribution of CCD to the picture signal which performed the image input with the line image sensor (CCD) of the image reader, and was read in the former by CCD in a copying machine, a scanner, etc. Since these processings are usually performed in the stage which digitized after carrying out the A/D conversion of the analog output from CCD in the case of a digital machine, the fall of resolution is not avoided for a quantization error. Also when carrying out an A/D conversion, taking offset used as the factor which lowers resolution, and changing a profit into the optimal possible state and carrying out an A/D conversion, it is necessary to remove the influence of the ground of a manuscript and to make a picture output with the digital value of a high resolution (high gradation), in order to cope with such a thing.

[0003]one conventional example proposed as art to which the picture which should remove and read the influence of the ground of a manuscript is made to output with the digital value of a high resolution is because the reference voltage of an A/D converter is changed. When this changes fixed voltage and a programmed voltage for the reference voltage of an A/D converter with a switch and it reads only one manuscript, A switch chooses fixed voltage, and when reading the manuscript conveyed one by one by an automatic draft feeder in a read position, a switch chooses the variable voltage set up by analog circuitry composition, is changed according to a generating picture, and enables it to adjust image concentration automatically properly. [0004]One example which will be accepted is what performs an automatic setup of the reference signal for A/D conversions by a different method from the above conventionally, The peak hold circuit which detects the peak value of the output from an A/D converter is provided, the reference signal for A/D conversions is controlled and the high-resolution digital output of the picture which should be read is secured so that the peak value detected by this circuit may serve as a full scale of an A/D conversion. Therefore, in this example, after processing the digital output from an A/D converter by a digital circuit system, the D/A converter was provided in the final stage, it changed into the analog value, and this is inputted into the A/D converter as a reference signal for A/D conversions. Operation of the A/D converter at the time of adjusting the reference signal of the A/D converter performed to this appearance and a D/A converter is explained more below at details.

[0005] Drawing 8 is a figure showing the outline composition of an A/D converter. A/D converter 41 like a graphic display The one analog input terminal Vin, The digital output terminals BIT0-BIT7 for two or more minutes (for example, 8 bits), It has terminal Vref for maximums (the power supply voltage VCC is taken as the maximum), and terminal Vref for minimums (ground voltage VSS is usually taken) as the clock terminal CLK which determines the timing of an A/D conversion, and a terminal which determines the reference voltage of the upper and lower sides for A/D conversions. Total of the digital output from A/D converter 41 : sigmaBITi, If it is decided by Vin, Vref and Vref and a full scale of a digital output is set to FS, it will be sigmaBITi=FSx(Vin-Vref)/(Vref -Vref).... (1)

If it carries out, and it is expressed and Vref is made into a ground with resolution (i= 8) of 8

bits, since it will be Vref = 0 and FS=255, the above-mentioned formula (1) is sigmaBITi=255xVin/Vref +.... (2)

It becomes. That is, total of a digital output is determined by the ratio of Vin and Vref⁺. reference voltage — upper limit — the digital output by Vin in that case if setting out of the pressure value of Vref⁺ is lower than Vin — a full scale — 255 will be outputted, but to Vin, if too high, gradation will be made useless. Therefore, as for the value of Vref⁺, it is desirable to set up become equal to the maximum which Vin can take. In order to set this up automatically, the analog value according to a peak value is set up as Vref⁺ by performing the peak hold of the digital output of A/D converter 41, and inputting the held peak value into a D/A converter. [0006] Drawing 9 is a figure showing the outline composition of a D/A converter. The input terminal Vreft in which D/A converter 51 leads to the power supply VCC like a graphic display. everything but the input terminal Vrefb connected with grand VSS — serial—data input terminal DI, the shift clock input terminal CLK, LD input terminal, and two or more minutes — for example, the analog output terminals A01–A08 of ** are formed by eight channels. Since part precision, temporality, environment, etc. may become a factor and dispersion may arise, the voltage VCC of constant value has been built over the terminal Vreft for maximums. It is usually made into VCC=5(V).

The serial data whose data length is 12 bits are inputted into serial—data input terminal DI. As for 8 bits of low ranks of serial data, top 4 bits becomes address selections by the object for level setting of output voltage. The input signal from DI input terminal is inputted into 12 bit shift registers in the standup of the shift clock inputted from the shift clock input terminal CLK. If a High level is inputted into LD input terminal, the value of the data currently held at 12 bit—shift REJITA will be set in the register for an output. In the circuitry of this conventional example, by 5(V), supposing Vrefb is 0(V) in GND, Vref in the above—mentioned formula (2) will serve as 5(V) s, and as for Vin, Vreft which takes the fixed pressure value is digitized at a rate over 5(V)s. Therefore, the voltage per data 1 step becomes 5(mV) / 255 (mV), i.e., about 20.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention](1) When the picture signal from an image sensor is digitized according to this invention, the processing parameter (DC offset.) in the analog picture signal processing means formed in the preceding paragraph of the reference signal (conversion parameter) in an A/D converter, and the A/D converter By having controlled the dynamic range of the D/A converter which sets up a gain, and having made it possible to adjust a preset value with the greatest dynamic range, The accuracy of digital conversion and the accuracy of various level adjusting of a picture signal simultaneously performed by this adjustment are raised, and a high-definition read picture can be obtained by being stabilized.

[0027](2). Based on the digital output which is outputted from an A/D converter in addition to the effect of the above (1), control the dynamic range of a D/A converter. That is, by feeding back the A/D conversion result of a picture signal and controlling the dynamic range of a D/A converter, Optimal range comprehension is performed automatically, the accuracy of digital conversion and the accuracy of various level adjusting of a picture signal simultaneously performed by this adjustment are raised further, and a high-definition read picture can be obtained by being stabilized. When materializing control of the dynamic range of a D/A converter, an easy means can realize by adjusting the preset value of the reference signal (reference signal) used for D/A conversion according to the digital output after the A/D conversion of the picture signal in an A/D converter.

[0028](3) In [in addition to the effect of the above (1) and (2)] a D/A converter, Further the reference signal (reference signal) used for D/A conversion by setting up and inputting the digital output after the A/D conversion of a picture signal as a variable value, It is possible to output the conversion parameter or processing parameter used for each output channel after analogue conversion as a preset value in an A/D converter and an analog signal processing circuit, respectively, So that gray balance amendment of a picture signal may be performed in an A/D converter, Since amendment of such a picture signal can make it simultaneous when it is made to perform black level correction of a picture signal, and/or white level amendment in an analog signal processing circuit and the picture signal from an image sensor is digitized, a high-definition read picture can be obtained by being stabilized.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] However, in adjustment of the above-mentioned reference voltage of an A/D converter, like the first example, when reference voltage is set up by the system of analog circuitry composition, a system is in instability, and it is **. For example, when the noise which has especially a constant period on a pulse when a noise mixes in a power supply mixes, a noise depressing effect with an amplifier will decrease remarkably, and a noise will mix also in an output. Since a peak hold or sample hold has determined the reference voltage level for A/D converters in the unstable state where ** which a noise will mix also according to ambient conditions, and such a noise can mix, it becomes a thing in which the stability of the whole system is also spoiled. Since the level fluctuation by temperature may arise, image deterioration will arise gradually over a long time. If the accuracy of amendment was also required and the reference signal Vref of the D/A converter was fixed to constant value (5(V)) in the second example when high definition was required, It becomes impossible for the dynamic range of a D/A converter to be insufficient, it cannot adjust to the value of a request of the reference voltage set as an A/D converter, and cannot meet the high-definition demand enough.

[0008] This invention was made in view of the problem of the above conventional technologies, and the purpose, When digitizing the analog picture signal from an image sensor, the D/A converter which sets up the reference signal (processing and conversion parameter) used for processing and conversion of a picture signal is made to adjust a preset value with the greatest dynamic range, It is in providing the reader which makes it possible to obtain a high-definition read picture by being stabilized by raising the accuracy of various level adjusting of a picture signal performed by raising the accuracy of the digital conversion of a picture signal, and adjusting processing and a conversion parameter simultaneously.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] A picture signal processing means by which an invention of claim 1 processes and changes an analog picture signal with which it is outputted from an image sensor and this image sensor based on parameter value set as variable, In an image reader which it has, a control means which controls operation of this picture signal processing means said control means, A dynamic range is provided with a controllable D/A converter, and constitutes an image reader adjusting parameter value set up by this D/A converter in said picture signal processing means.

[0010]In the image reader according to claim 1, an invention of claim 2 said picture signal processing means, While having an A/D converter which carries out the A/D conversion of the analog picture signal outputted from said image sensor based on a reference signal value set as variable, A preset value of a reference signal in this A/D converter is adjusted by said D/A converter.

[0011]In the image reader according to claim 1 or 2, an invention of claim 3 said picture signal processing means, While having an analog signal processing circuit which processes an analog picture signal outputted from said image sensor based on a processing parameter set as variable, A preset value of a processing parameter in this analog signal processing circuit is adjusted by said D/A converter.

[0012]As for an invention of claim 4, in the image reader according to any one of claims 1 to 3, a dynamic range is controlled based on a digital output to which said D/A converter is outputted from said A/D converter.

[0013]An invention of claim 5 performs control of a dynamic range of said D/A converter by adjusting a preset value of a reference signal used for D/A conversion in the image reader according to any one of claims 1 to 4.

[0014]In the image reader according to any one of claims 2 to 5, an invention of claim 6 performs gray balance amendment of a picture signal, when said D/A converter adjusts a preset value of a reference signal in said A/D converter based on the output.

[0015]In the image reader according to any one of claims 3 to 6, an invention of claim 7 said D/A converter, By adjusting a preset value of a processing parameter in said analog signal processing circuit based on the output, black level correction of a picture signal and/or white level amendment are performed.

[0016]

[Embodiment of the Invention]It explains based on the example of the following shown with the drawing which attaches this invention. Drawing 1 is a figure showing the outline of the composition of the color copy reader which applied this invention. First, the entire configuration of this device is explained with reference to drawing 1. The contact glass 1 with which a device lays the manuscript 14, and the halogen lamp 2 for manuscript exposure, The 1st carriage 6 in which the 1st reflective mirror 3 was laid, and the 2nd carriage 7 in which the 2nd reflective mirror 4 and the 3rd reflective mirror 5 were laid, Three-line type color CCD series 9 which carries out photoelectric conversion of the picture in which image formation is carried out by the lens unit 8, It comprises the sensor board board 10, the CCD signal treating substrate 12 which performs various kinds of processings to a picture signal, the connecting cable 11, the white

reference board 15 for amending various kinds of distortion by a reading light study system etc., and the scanner body 13 that equips these. At the time of reading operation, with a stepping motor (not shown), it is moved in the direction of arrow A in a figure, and the 1st carriage 6 and the 2nd carriage 7 carry out vertical scanning of the manuscript surface on the contact glass 1, and read the whole manuscript surface.

[0017]Drawing 2 is a figure showing the acceptance surface of three-line type color CCD series 9. Reduced type CCD which coated the filter of each color of the decomposed colors R (red), G (green), and B (blue) as each line image sensor by the type which was able to be located in a line. As for R-CCD16, G-CCD17, and B-CCD18, the dot position of the scanning direction is the same the arrangement which shifted to the vertical scanning direction A the constant interval every. Therefore, since each color outputs have delay in the vertical scanning direction A, the amendment using a line memory is needed. Drawing 3 is a block diagram showing the circuitry of three-line type color CCD series 9. It has a register of two rows which R-CCD16, G-CCD17, and B-CCD18 divide the picture signal detected by the even number (EVEN) pixel and odd number (ODD) pixel in each light sensing portion, and holds each signal. The picture signal VRE, VRO, VGE, VGO, VBE, and VBO are independently outputted by driving a register synchronizing with (that is, on the whole, it has CCD registers 1-6) and a drive pulse.

[0018]Drawing 4 is a time chart which shows the correlation of the timing of various kinds of signals for driving CCD. The shift signal SH for transporting to a CCD register from a light sensing portion, and the transfer clock phi 1 for carrying out charge transfer of the inside of a CCD register and phi 2, A drive pulse generally comprises phiCLP for clamping pulse phiRS for resetting the output buffer in CCD, and the electric black level immediately after reset. Receiving light is continued during the period when a light sensing portion is from the shift signal SH to the following shift signal SH. This time is called storage time. The transfer clock phi 1 and phi 2 are the frequency which can transmit all the pixels of CCD in this storage time, and it becomes conditions that a transfer clock does not move during active period length in the shift signal SH. Vo shown in drawing 4 is a generating picture. Drawing 5 is a block diagram showing more in details the image processing circuit which it has in the signal processing substrate 12 in the color copy reader of drawing 1. The signal processing substrate 12 is equipped with the analog signal processing circuit 40, the A/D conversion circuit 41, the shading correction circuit 42, the correction circuit 43 between lines, the control circuit 44, and the oscillator 45. [0019]Operation of an image processing circuit is mainly explained with reference to drawing 5. First, it is irradiated with a manuscript by the halogen lamp 2, and reduction image formation of the catoptric light from the manuscript 14 is carried out on three-line type color CCD line sensor 9 through the lens unit 8 through the 1st carriage 6 and the 2nd carriage 7, and it is read for every line. On the sensor board board 10 which receives the read picture signal, a picture signal is outputted to the CCD signal treating substrate 12 from three-line type color CCD line sensor 9 synchronizing with the drive pulse SH. This analog picture signal is inputted into the analog signal processing circuit 40 of the CCD signal treating substrate 12. By sampling a picture signal by a sample pulse, respectively, and holding it by a sample hold circuit (not shown), in the analog signal processing circuit 40, A picture signal is made into the continuous analog signal, the level of the dark output of CCD is detected in a black level correction circuit (not shown), the variation in a signal is amended on the basis of a black level, and the picture signal after amendment is outputted. In order that a picture signal may amend the real light volume decided by relation between CCD sensitivity and manuscript surface illumination, AGC (Auto Gain Control) is made.

[0020] The analog signal outputted from the analog signal processing circuit 40 is changed into a digital signal by the A/D conversion circuit 41. It is carried out by digital processing after the shading correction circuit 42 of the next step, and here, Based on the picture signal which read the catoptric light of the white reference board 15 irradiated by the halogen lamp 2 with three–line type color CCD line sensor 9, the luminous–intensity–distribution nonuniformity of the variation in the sensitivity of CCD or illuminating system is amended so that the level of predetermined concentration may be obtained. In the correction circuit 43 between lines, a gap of each line is amended using the memory for amendment between lines, and the delay produced

between R [of a vertical scanning direction], G, and B each line writing with 3line type as explained with reference to <u>drawing 2</u> is outputted as a picture signal read in the same position. In the control circuit 44, the control signal which controls operation of each above-mentioned processing circuit 40, i.e., an analog signal processing circuit, the A/D conversion circuit 41, the shading correction circuit 42, and the correction circuit 43 between lines is generated. in addition — being based on the clock from the oscillator 45 in that case — a system — the whole operation and the timing of a signal are adjusted.

[0021]In the CCD signal treating substrate 12, from three-line type color CCD line sensor 9 to R. G and B -- about each the two analog picture signals (ODD, EVEN) VRE, VRO, VGE, VGO, VBE, and VBO in the analog processing circuit 40, [amend and] It is necessary to change into a digital value by A/D converter 41 of the next step, it is necessary to perform initial setting so that reading operation of the scanner part which actually reads a manuscript can be performed, and control for it is performed. In this case, by A/D converter 41, gray balance amendment (Vref adjustment) is performed for ODD/EVEN difference amendment, black level correction (DC offset amendment), and white level amendment (gain control) in the analog signal processing circuit 40. In this invention, these amendments are performed based on the digital output value of A/D converter 41, and it is controlled by the analog value outputted from the D/A converter which considers this digital value as an input. He is trying to adjust the reference voltage in a D/A converter to the greatest dynamic range by feeding back the digital output of A/D converter 41. Feedback of the digital output value in this control is performed when CPU (not shown) of the control circuit 44 reads the data currently held with the digital value detection register of the shading correction circuit 42. The input to a D/A converter is performed via the control circuit 44 in the form of 12 bits (8 bits of data) serial data.

[0022] Next, the initialization action in each processing circuit by the composition of a control system and the control system which consist of the analog signal processing circuit 40 and A/D converter 41 which are controlled by a D/A converter and the D/A converter is explained in detail. Drawing 6 is a block diagram showing the composition of this control system. A control system consists of D/A converter 51 into which control data is inputted with a digital value, A/D converter 41 by which the analog output from D/A converter 51 is set up, and an output is controlled with the set-up value, and the analog signal processing circuit 40. Serial-data input terminal DI, the shift clock input terminal CLK, LD input terminal, and the analog output terminals A01-A08 for eight channels other than the input terminals Vreft and Vrefb of reference voltage with which D/A converter 51 can adjust voltage from the exterior are provided. The serial data whose data length is 12 bits are inputted into serial-data input terminal DI. As for 8 bits of low ranks of serial data, top 4 bits becomes address selections by the object for level setting of output voltage. The input signal from DI input terminal is inputted into 12 bit shift registers in the standup of the shift clock inputted from the shift clock input terminal CLK. If a High level is inputted into LD input terminal, the value of the data currently held at 12 bit-shift REJITA will be set in the register for an output. The output voltage Vout of D/A converter 51 will change by the reference voltage Vreft and Vrefb which can be adjusted from input data: <DATA> and the outside, and the relation becomes like the following formulas.

Vout=Vrefb+(Vreft-Vrefb) x<DATA>/255 [0023] Drawing 7 shows the flow chart of the initialization action of each processing circuit performed by the above-mentioned control system. With reference to drawing 7, an initialization action is explained below. It writes in addition by parenthesis writing into an explanatory note for reference of the step number of drawing 7. At the time of the start of initial setting, an initial value is set as the reference voltage Vreft and Vrefb of D/A converter 51 (S1). Here, it is considered as Vreft=5(V) and Vrefb=0(V). When taking the composition of drawing 6, this reference voltage is made possible by setting out by setting <DATA> =0 as the channel of the analog output terminal A06 at the channel of <DATA>=255 and A07. The voltage per step at this time becomes (5-0) / 255(V), and is set to about 20 (mV).

[0024] By adjusting the output from the output terminals A02 and A03, and setting that value as the analog signal processing circuit 40 on this condition, Black level correction (DC offset amendment) is performed (S2), the output from the output terminals A04 and A05 is adjusted,

and white level amendment (gain control) is performed with the value (S3). Gray balance amendment (Vref adjustment) is performed by adjusting the output from the output terminal A01, and setting the value as Vref⁺ of A/D converter 41. Next, the maximum obtained as a procedure adjusted to the greatest dynamic range by A01–A05 which were set up with the input value <DATA>, The minimum is calculated, the value exceeding a little maximum is set as the output terminal A06 (Vreft), and a value somewhat smaller than the minimum is reset to the output terminal A07 (Vrefb) (S5). The maximum of <DATA> concerning setting out to A01–A05 here, for example 200 (about 3.92 (V)s), When the minimum is 100 (about 1.96 (V)s), Vreft=4.0(V) of the output terminal A06 is set up become Vrefb=1.9(V) of the output terminal A07. According to this setting out, the voltage per step becomes (4–1.9) / 255(V), and is set to about 8 (mV), a dynamic range spreads and the higher–precision amendment of it is attained.

[0025]Repeat Step S2 which is in this state and was performed previously – S4, namely, adjust the output from the output terminals A02 and A03, and black level correction (DC offset amendment) is performed (S7), The output from the output terminals A04 and A05 is adjusted, white level amendment (gain control) is performed (S8), the output from the output terminal A01 is adjusted, and gray balance amendment (Vref adjustment) is performed (S9). Thus, by assigning a D/A converter for every amendment, by the adjusting operation which could open the dynamic range further and was stabilized, high-precision amendment is attained and a high-definition read image can be obtained. Also in a natural monochrome case, it is applicable although explanation of this example explained by the case where three-line type color CCD series is used.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is a figure showing the outline of the composition of the color copy reader which applied this invention.

[Drawing 2]It is a figure showing the acceptance surface of three-line type color CCD series 9.

[Drawing 3] It is a block diagram showing the circuitry of three-line type color CCD series.

[Drawing 4] It is a time chart which shows the correlation of the timing of various kinds of signals for driving CCD.

[Drawing 5] It is a block diagram showing more in details the image processing circuit which it has in the signal processing substrate of the color copy reader of drawing 1.

[Drawing 6] It is a block diagram showing the composition of the analog signal processing circuit and A/D converter which are controlled by the D/A converter.

[Drawing 7] The flow chart of the initialization action of each processing circuit performed by the control system of drawing 6 is shown.

[Drawing 8] A reference signal is a figure showing the outline composition of the conventional A/D converter in which variable setting out is possible.

[Drawing 9] It is a figure showing the outline composition of the conventional D/A converter used for setting out of the reference signal of an A/D converter.


[Description of Notations]


9--3-line type color CCD series, 10 -- Sensor board board, 12 [-- An analog signal processing circuit and 41 / -- An A/D conversion circuit, 42 / -- A shading correction circuit, 43 / -- The correction circuit between lines, 44 / -- A control circuit, 45 / -- An oscillator, 51 / -- D/A conversion circuit (converter).] -- A CCD signal treating substrate, 14 -- A manuscript and 15 -- A white reference board, 40


JPO and INPIT are not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS













[Drawing 6]










[Drawing 7]



(19)日本国特許庁(JP)

(12) 公開特許公報(A)

(11)特許出顧公開登号 特開2000-316087

(P2000-316087A)

(43)公隔日 平成12年11月14日(2000.11.14)

(51) int.CL'	織別記号	FI		ĩ	~?3~}*(参考)
H04N	1/40	H04N	1/40	103B	5B047
GOBT	1/00	GOSF	15/64	400 J	5 C O 7 2
H04N	1/19	H04N	1/04	103E	5 C O ? 7

審査請求 未請求 商求項の数7 OL (全 8 四)


(21)出顯番号	特顧平Ⅰ1-124031	(71)出順人 000006747 株式会社リコー
(22)出版日	平成11年4月30日(1999.430)	株式会社リコー 東京都大田区中馬込1丁目3番6号 (72)発明者 和田 真一郎
		東京都大田区中馬込1丁目3番6号様式会社リコー内
		(74)代壁人 100110319 弁理士 根本 恵町
		77-11-11-1
		最終 真に続

(54) 【発明の名称】 画像読取装置

(57)【要約】

【課題】 イメージセンサからの画像信号をデジタル化する際、変換用の基準信号(変換パラメータ)を設定するD/Aコンパータが最大のダイナミックレンジで設定値の調整を行うようにし、デジタル変換の精度と、この調整と同時に行う画像信号の各種レベル補正の精度を高め、高画質の読取画像を安定して得る。

【解決手段】 画像信号を処理するアナログ信号処理回路40のオフセット、ゲイン調整とADC41の基準信号調整をDAC51から出力される設定値により行う。ADC41のデジタル出力がフィードバックしDIとし入力されるDAC51では、外部から電圧調整できる基準電圧Vreft、Vreftをできるの1~Aの5から設定値を出力する。Vreft、Vreftを初期値とし各種レベル精正をした場合に得られるADC41出力の最大値、最小値を基にVreft、Vreftを再設定し最大のダイナミックレンジで設定値の調整を行う。



2

(2)

【特許請求の範囲】

【請求項!】 イメージセンサと、該イメージセンサか ち出力されるアナログ画像信号を、可変に設定されるパ ラメータ値に基づき処理・変換する画像信号処理手段 と、該画像信号処理手段の動作を制御する制御手段とを 有する画像読取装置において、前記制御手段は、ダイナ ミックレンジが副御可能なD/Aコンバータを備え、該 D/Aコンバータにより前記画像信号処理手段において 設定されるパラメータ値を調整することを特徴とする画 依読取装置。

【請求項2】 前記画像信号処理手段は、前記イメージ センサから出力されるアナログ画像信号を、可変に設定 されるリファレンス信号値に基づきA/D変換するA/ Dコンバータを有するとともに、該A/Dコンバータに おけるリファレンス信号の設定値が前記D/Aコンバー タにより調整されることを特徴とする請求項1記載の画 俊読取装置。

【請求項3】 前記画像信号処理手段は、前記イメージ センサから出力されるアナログ画像信号を、可変に設定 **理回路を有するとともに、該アナログ信号処理回路にお** ける処理パラメータの設定値が前記D/Aコンバータに より調整されることを特徴とする請求項1又は2記載の 画像読取装置。

【請求項4】 前記D/Aコンバータは、前記A/Dコ ンバータから出力されるデジタル出力に基づいてダイナ ミックレンジが制御されることを特徴とする請求項1万 至3のいずれかに2記載の画像読取装置。

【請求項5】 前記D/Aコンパータのダイナミックレ 設定値を調整することにより行うことを特徴とする請求 項1乃至4のいずれかに記載の画像読取装置。

【請求項6】 前記D/Aコンバータは、その出力に基 づき前記A/Dコンバータにおけるリファレンス信号の 設定値を調整することにより、画像信号のグレーバラン ス補正を行うことを特徴とする請求項2万至5のいずれ かに記載の画像読取装置。

【請求項7】 前記D/Aコンバータは、その出力に基 づき前記アナログ信号処理回路における処理パラメータ の設定値を調整することにより、画像信号の黒レベル浦 40 正及び/又は白レベル緒正を行うことを特徴とする請求 項3乃至6のいずれかに記載の画像読取装置。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、ラインイメージセ ンサの走査により原稿を読み取る画像読取装置に関し、 より詳細には、ラインイメージセンサからの画像信号出 力のアナログ処理及びA/D変換処理に用いる基準信号 のレベルをセンサ出力に応じて調整することにより、処 装置に関する。

[0002]

【従来の技術】従来から、被写機、スキャナ等におい て 画像入力を画像読み取り装置のラインイメージセン サ(CCD)により行い。CCDで読み取った画像信号 に光源の光置分布、CCDの感度分布を結正するシェー ディング浦正、等の浦正を能こしている。デジタル機の 場合、通常、これらの処理はCCDからのアナログ出力 をA/D変換した後にデジタル化した段階で行われるた 10 め、量子化誤差のため分解能の低下が退けられない。こ うしたことに対処するため、A/D変換する時点で分解 能を下げる要因となるオフセットを取り、利得をできる だけ最適な状態にし、又、A/D変換する場合にも原稿 の下地の影響を除去して画像を高分解能(高階調)のデ ジタル値で出力させる必要がある。

【①①①3】原稿の下地の影響を除去して読み取るべき 画像を高分解能のデジタル値で出力させる技術として提 塞された従来の1例は、A/Dコンバータの基準電圧を 変化させることによるものである。これは、A/Dコン される処理パラメータに基づき処理するアナログ信号処 20 パータの基準電圧を固定電圧と設定電圧とをスイッチで 切り替えるようにするもので、原稿を1枚だけ読み取る 場合は、スイッチは固定電圧を選択し、自動原稿送り装 置により順次読み取り位置に鍛送されてくる原稿を読み 取る場合は、スイッチはアナログ回路構成により設定さ れる可変電圧を選択して画像出力に応じて変化させ画像 滅度を適正に自動調整できるようにしている。

【0004】従来のも51つの例は、A/D変換用の基 準信号の自動設定を上記と異なる方法により行うもの で、A/Dコンバータからの出力のピーク値を検出する ンジの制御は、D/A変換に用いるリファレンス信号の 35 ピークホールド回路を設け、この回路により検出された ピーク値がA/D変換のフルスケールとなるようにA/ D変換用の基準信号を制御し、読み取るべき画像の高分 解能デジタル出力を確保するものである。従って、この 例では、A/Dコンバータからのデジタル出力をデジタ ル回路系で処理した後に、最終段にD/Aコンバータを 設け、アナログ値に変えてこれをA/D変換用の基準信 号としてA/Dコンバータへ入力している。この様に行 われるA/Dコンバータの基準信号を調整する際のA/ Dコンバータ及びD/Aコンバータの動作を、以下に、 より詳細に説明する。

【0005】図8は、A/Dコンバータの概略構成を示 す図である。図示のように、A/Dコンバータ41は、 1つのアナログ入力端子Vine、複数分の、例えば8ビ ット分の、デジタル出力端子BIT0~BIT7と、A /D変換のタイミングを決めるクロック蝎子CしKと、 A/D変換用の上下の基準電圧を決める鍵子として上限 用端子V ref* (最大値として電源電圧Vccをとる) と、下限用端子Vref (通常、グランド電圧VSSをと る) とを有する。A/Dコンバータ41からのデジタル 運後の画像信号出力の精度を上げるようにした画像読取 50 出力の絵和:ΣΒ!Tτは、VinとVineで 、Vineで に

JP,2000-316087,A ● STANDARD ○ ZOOM-UP ROTATION NO ROTATION ■ □ REVERSAL RELOAD

PREVIOUS PAGE NEXT PAGE DETAIL

特闘2000-316087

よって決まり、デジタル出力のフルスケールをFSとす***れば、

 $\Sigma B \mid T_i = FS \times (V_{in} - V_{ref}^-) / (V_{ref}^+ - V_{ref}^-) \cdot \cdot \cdot \cdot \cdot \cdot (1$

として、表され、8ビットの分解館(i=8)で、Vref 「をグランドとすれば、Vref」=0、FS=255で あるから、上記式(1)は、

 $\Sigma B I T = 255 \times V = /V ref' \cdot \cdot \cdot \cdot (2)$ となる。つまり、VェnとVref* の比率によりデジタル 出力の絵和が決定される。基準電圧上限値なるV ref* よるデジタル出力はフルスケールなる255を出力して しまうことになり、かといって、Vinに対して高すぎる と階調を無駄にしてしまう。従って、 Vireft の値は、 Vinのとり得る最大値に等しくなるように設定するのが 望ましい。これを自動で設定するために、A/Dコンバ ータ41のデジタル出力のピークホールドを行い、保持 されたピーク値をD/Aコンバータに入力することによ りピーク値に応じたアナログ値をVreft として設定す

す図である。図示のように、D/Aコンバータ51は、 電源VCCにつながる入力端子V reft. グランドVSSにつ ながる入力繼子 Virefbの他に、シリアルデータ入力繼子 DI.シフトクロック入方端子CLK、LD入方端子お よび、複数分、例えば8チャネル分、のアナログ出力鑑 子A()1~A()8が設けられている。上限用端子Vreft には、部品精度、経時、環境等が要因となってばらつき が生じることがあるために一定値の電圧VCCがかかって おり、それは、通常VCC=5 (V) とされている。シリ アルデータ入力端子D!には、データ長が12ビットの 30 【0009】 シリアルデータが入力される。シリアルデータの下位8 ピットは出力電圧のレベル設定用で上位4ピットがアド レス選択用となる。シフトグロック入力端子CLKから 入力されるシフトクロックの立ち上がりでDI入力端子 からの入力信号が12ビットシフトレジスタに入力され る。 LD入力端子にHighレベルが入力されると、12ビ ットシフトレジタに保持されているデータの値が出力用 レジスタにセットされる。この従来側の回路構成におい て、固定された電圧値をとるV reftが5 (V) で、V ref bがGNDで()(V)であるとすると、上記式(2)にお 40 けるV refは5 (v) となり、V inは5 (v) に対する割 台でデジタル化される。従って、データ1ステップあた りの電圧は、5 (mV) /255、即ち約20 (mV) とな る.

100071

【発明が解決しようとする課題】しかしながら、上記し たA/Dコンバータの基準電圧の調整において、第一の 例のように、アナログ回路構成の系で基準電圧を設定し ている場合、系が不安定になりやい。例えば、電源にノ イズが復入した場合、特にバルス上の一定周期を持つノー50 イメージセンサから出力されるアナログ画像信号を、可

イズが個人した場合には、増幅器とのフイズ抑圧効果が 著しく減少し、出力にもノイズが混入することになる。 また。周囲条件によってもノイズが混入することになる り、とのようなノイズが混入し得るような不安定な状態 でピークホールド又はサンブルホールドにてA/D変換 器用の基準電圧値を決定しているため、系全体の安定性 の電圧値の設定が、Vinより低いと、その場合のVinに、10 も損なわれる物となる。さらには、温度によるレベル変 動が生じ得るため、長時間にわたって次第に画像劣化が 生じることになる。また、第二の例では、高画質が要求 されてくると補正の精度も要求され、D/Aコンバータ の基準信号V refを一定値(5(v))に固定したので は、D/Aコンパータのダイナミックレンジが足りなく なり、A/D変換器に設定される基準電圧を所望の値に 調整することができず、高画質の要求に十分応えること ができない。

【0008】本発明は、上記のような従来技術の問題点 【0006】図9は、D/Aコンバータの機略構成を示 26 に鑑みなされたもので、その目的は、イメージセンサか ちのアナログ画像信号をデジタル化する際に、画像信号 の処理・変換に用いる基準信号(処理・変換パラメー タ)を設定するD/Aコンバータが最大のダイナミック レンジで設定値の調整を行うようにし、画像信号のデジ タル変換の精度を高め、また同時に、処理・変換パラメ ータを調整することにより行われる画像信号の各種レベ ル補正の精度を高めることにより高画質の読取画像を安 定して得ることを可能とする読取装置を提供することに ある.

【課題を解決するための手段】請求項1の発明は、イメ ージセンサと、該イメージセンサから出力されるアナロ グ画像信号を、可変に設定されるパラメータ値に基づき 処理・変換する画像信号処理手段と、該画像信号処理手 段の動作を制御する制御手段とを有する画像読取装置に おいて、前記副御手段は、ダイナミックレンジが副御可 能なD/Aコンバータを備え、該D/Aコンバータによ り前記画像信号処理手段において設定されるパラメータ 値を調整することを特徴とする画像説取装置を構成す

【0010】請求項2の発明は、請求項1記載の画像読 取装置において、前記画像信号処理手段は、前記イメー ジセンサから出力されるアナログ回像信号を、可変に設 定されるリファレンス信号値に基づきA/D変換するA /Dコンバータを有するとともに、該A/Dコンバータ におけるリファレンス信号の設定値が前記D/Aコンバ ータにより調整されることを特徴とするものである。 【0011】請求項3の発明は、請求項1又は2記載の 画像読取装置において、前記画像信号処理手段は、前記

変に設定される処理パラメータに基づき処理するアナロ グ信号処理回路を有するとともに、該アナログ信号処理 回路における処理パラメータの設定値が前記 D/Aコン バータにより調整されることを特徴とするものである。 【0012】請求項4の発明は、請求項1万至3のいず れかに記載の画像読取装置において、前記D/Aコンバ ータは、前記A/Dコンバータから出力されるデジタル 出力に基づいてダイナミックレンジが副御されることを

れかに記載の画像読取装置において、前記D/Aコンバ ータのダイナミックレンジの制御は、D/A変換に用い るリファレンス信号の設定値を調整することにより行う ことを特徴とするものである。

【0014】請求項6の発明は、請求項2乃至5のいず れかに記載の画像読取装置において、前記D/Aコンバ ータは、その出力に基づき前記A/Dコンバータにおけ るリファレンス信号の設定値を調整することにより、画 像信号のグレーバランス補正を行うことを特徴とするも のである。

【0015】請求項7の発明は、請求項3万至6のいず れかに記載の画像読取装置において、前記D/Aコンバ ータは、その出力に基づき前記アナログ信号処理回路に おける処理パラメータの設定値を調整することにより、 画像信号の黒レベル稿正及び/又は白レベル稿正を行う ことを特徴とするものである。

[0016]

特徴とするものである。

【発明の実施の形態】本発明を添付する図面とともに示 す以下の実施例に基づき説明する。図1は、本発明を適 用したカラー原稿読取装置の構成の概要を示す図であ る。先ず、図1を参照して本装置の全体構成を説明す る。装置は、原稿14を載置するコンタクトガラス1 と、原稿露光用のハロゲンランプ2と、第1反射ミラー 3を載置した第1キヤリッジ6と、第2反射ミラー4及 び第3反射ミラー5を献置した第2キャリッジ?と、レ ンズユニット8によって結像される画像を光電変換する 3ライン型カラーCCDイメージセンサ9と、センサボ ード基板10と、画像信号に各種の処理を施すCCD信 号処理基板12と、接続ケーブル11と、読み取り光学 系等による各種の歪みを補正するための白基準板 15 と、これらを装備するスキャナ本体13から構成され る。読み取り動作時には、第1キャリッジ6及び第2キ ヤリッジ7はステッピングモータ(図示せず)によって 図中の矢印A方向に移動され、コンタクトガラス1上の 原稿面を副定査し原稿全面の読み取りを行う。

【0017】図2は、3ライン型カラ-CCDイメージ センサ9の受光面を示す図である。 各ラインイメージセ ンサとして分解色R(レッド)、G(グリーン)、B (ブルー) の各色のフィルタをコーティングした縮小型 CCDをならべたタイプで、R-CCD16,G-CC 50 画像信号は、CCD感度と原稿面照度との関係で決まる

D17、B-CCD18は主走査方向のドット位置が同 じく、副走査方向Aに一定間隔ずつずれた配置になって いる。従って各色出力が副走査方向Aにディレイをもつ のでラインメモリを使った補正が必要となる。図3は、 3ライン型カラーCCDイメージセンサ9の回路構成を 示すブロック図である。 R-CCD16, G-CCD 17. B-CCD18はそれぞれの受光部における偶数 (EVEN) 画案と奇数 (OCO) 画素により検出された画像 信号を分けて各々の信号を保持する2列のレジスタを持 【0013】請求項5の発明は、請求項1乃至4のいず 19 ち(即ち、全体ではCCDレジスタ1~6を有する)、 駆動パルスに同期してレジスタを駆動することにより、 画像信号VRE、VRO, VGE、VGO, VBE, VBOを独立に

> 【()()18] 図4はCCDを駆動するための各種の信号 のタイミングの相互関係を示すタイムチャートである。 受光部からCCDレジスタに移送するためのシフト信号 SHと、CCDレジスタ内を電荷転送するための転送ク ロックま1、ゆ2と、CCD内の出力バッファをリセッ トするためのパルスはRSと、リセット直後の電気的な 26 黒レベルをクランプするための。CLPから駆動バルス は一般的に構成される。受光部はシフト信号SHから次 のシフト信号SHまでの期間、受光し続ける。この時間 を蓄積時間という。転送クロックも1. ま2は、この蓄 續時間内にCCDの全画素を転送できる周波数で、シフ ト信号SHがアクティブ期間中に転送クロックが勤かな いことが条件となる。図4に示すVoは、画像出力であ る。 図5 は図1のカラー原稿読取装置における信号処理 基板12に有する画像処理回路をより詳細に示すプロッ ク図である。信号処理基板12には、アナログ信号処理 30 回路40と、A/D変換回路41と、シェーディング箱 正回路42と、ライン間補正回路43と、制御回路44 と、発振器45を備える。

> 【①①19】画像処理回路の動作を主に図りを参照して 説明する。まず、原稿はハロゲンランプ2により照射さ れ、原稿14からの反射光は第1キヤリッジ6、第2キ ヤリッジ7を通じてレンズユニット8を通り3ライン型 カラーCCDラインセンサ9上に縮小結僚し、1ライン 毎に読み取られる。読み取られた画像信号を受け取るセ ンサポード基板10上では、3ライン型カラーCCDラ 40 インセンサ9から駆動パルスS目に同期して、画像信号 がCCD信号処理基板12に出力される。このアナログ 画像信号は、CCD信号処理基板12のアナログ信号処 選回路40に入力される。アナログ信号処理回路40で は、サンプルホールド回路(図示せず)によって画像信 号をそれぞれサンプルバルスによりサンプリングし保持 ずるととによって、画像信号を連続したアナログ信号に し、黒レベル補正回路(図示せず)においてCCDの暗 出力のレベルを検出し、黒レベルを基準として信号のバ ラツキを補正し、補正後の画像信号を出力する。また、

JP,2000-316087,A ● STANDARD ○ ZOOM-UP ROTATION NO ROTATION ■ □ REVERSAL RELOAD

PREVIOUS PAGE NEXT PAGE DETAIL

実質光量を稿正するためにAGC(Auto Gain Contro 1) がなされる。

【①①20】アナログ信号処理回路40から出力された アナログ信号は、A/D変換回路41によりデジタル信 号に変換される。次段のシェーディング浦正回路42以 降はデジタル処理が行われ、ここでは、ハロゲンランプ 2により照射された白基掌板15の反射光を3ライン型 カラーCCDラインセンサ9で読み取った画像信号に基 づいて、所定の遺度のレベルが得られるように、CCD の感度のバラツキや照射系の配光ムラを結正する。ライ ン間補正回路43では、図2を参照して説明したように 3ライン型としたために副走査方向のR、G、B各ライ ン間に生じるディレイをライン間浦正用のメモリを用い て各ラインのずれを浦正して、同一位置で読取った画像 信号として出力する。制御回路44では、上記した各処 理回路、即ちアナログ信号処理回路40、A/D変換回 路41、シェーディング補正回路42及びライン間箱正 回路43の動作を制御する制御信号を生成している。な お、その際に発振器45からのクロックに基づいて系全 体の動作や信号のタイミングを調整する。

【0021】CCD信号処理基板12では、3ライン型 カラーCCDラインセンサ9からR.G、Bそれぞれに ついて2系統(CDD_EVEN)のアナログ画像信号VRE、 VRO, VOE, VGO, VEE, VBOをアナログ処理回路40 で補正して、次段のA/Dコンバータ41でデジタル値 に変換し、原稿を実際に読み取るスキャナ部の読み取り 動作ができるように初期設定を行う必要があり、そのた めの制御を行う。この場合、アナログ信号処理回路40 で、GDD/EVEN差績正、黒レベル補正(DCオフセット Dコンバータ41ではグレーバランス補正(V ref調 整)を行う。本発明において、これらの箱正はA/Dコ ンバータ41のデジタル出力値に基づいて行われ、この デジタル値を入力とするD/Aコンバータから出力され るアナログ値により制御される。また、D/Aコンバー タにおける基準電圧を、A/Dコンバータ41のデジタ ル出力をフィードバックすることにより最大のダイナミ ックレンジに調整するようにしている。このコントロー ルにおけるデジタル出力値のフィードバックは、シェー ディング論正回路42のデジタル値検出レジスタで保持 40 されているデータを制御回路4.4のCPU(図示せず) が読み込むことにより行われる。D/Aコンバータへの 入力は、12ビット (データ8ビット) のシリアルデー タの形式で制御回路4.4を介して行われる。

【0022】次に、D/AコンパータとD/Aコンパー タによりコントロールされるアナログ信号処理回路40 及びA/Dコンバータ41よりなる制御系の模成及び制 御系による各処理回路における初期設定動作を詳細に説 明する。図6は、この制御系の構成を示すプロック図で

D/Aコンバータ51と、D/Aコンバータ51からの アナログ出力が設定され、設定された値により出力がコ ントロールされるA/Dコンバータ41及びアナログ信 号処理回路40とからなる。D/Aコンパータ51は、 外部から電圧が調整できる基準電圧の入力繼子Vreft、 Vreftの他に、シリアルデータ入力端子DI、シフトク ロック入力端子CLK、LD入力端子及び、8チャネル 分のアナログ出力端子A01~A08が設けられてい る。シリアルデータ入力端子D!には、データ長が12 19 ビットのシリアルデータが入力される。シリアルデータ の下位8ビットは出力電圧のレベル設定用で上位4ビッ トがアドレス選択用となる。シフトクロック入力端子C LKから入力されるシフトクロックの立ち上がりでD! 入力端子からの入力信号が12ビットシフトレジスタに 入力される。LD入力端子にHighレベルが入力される と、12ピットシフトレジタに保持されているデータの 値が出力用レジスタにセットされる。 D/A コンパータ 51の出力電圧Voutは、入力データ:〈DATA〉と、外 部から調整できる基準電圧VreftとVrefbにより変わる 20 ことになり、その関係は以下の式のようになる。 Vout=Vrefb+ (Vreft-Vrefb) × (DATA) /25

【①①23】図7は、上記の制御系により行われる各処 **翅回路の初期設定動作のフローチャートを示す。図7を 参照して、初期設定動作を以下に説明する。なお、説明** 文中に括弧書きで図7のステップ番号を参照のために付 記する。初期設定のスタート時に、D/Aコンバータ5 1の基準電圧V reftと V reftに初期値を設定する(S 1). ここでは、V reft=5 (V)、V refb=0 (V) と 稿正)、白レベル稿正(ゲインコントロール)を、A/「30」する。図6の構成をとる場合、アナログ出力端子A06 のチャンネルに (DATA) = 255、A07のチャンネル に(DATA)=()を設定することにより、この基準電圧が 設定可能になされる。このときの1ステップあたりの電 圧は、(5-0)/255 (V)となり、約20 (W) となる。

【0024】との条件で、出力幾子A02・A03から の出力を調整してアナログ信号処理回路40にその値を 設定することにより、黒レベル縞正(DCオフセット縞 正)を行い(S2)、出力端子A04・A05からの出 力を調整してその値で白レベル縞正(ゲインコントロー ル) を行う (S3)。また、出力端子A01からの出力 を調整してその値をA/Dコンバータ41のVreft に 設定することにより、グレーバランス補正(Vref調 整)を行う。次に、最大のダイナミックレンジに調整す る手順として、入力値(DATA)によって設定されたA() 1~A05によって得られる最大値、最小値を求め、最 大値を少し越える値を出力端子A06(V reft)に設定 し、最小値より少し小さい値を出力端子A 0 7 (Viref b) に再設定する (S5)。 ここで、例えば、A01~ ある。制御系は、デジタル値で制御データが入力される 50 A 0 5 までの設定に係わる〈DATA〉の最大値が2 0 0

(5)

10

《約3.92(V))、最小値が100(約1.96 (v)) である場合に、出力端子A()6のV reft= 4. ①(∀)」を出力端子A ① 7 の V refb= 1 . 9 (∀) とな るように設定する。この設定によると、1ステップあた りの電圧は、(4-1.9)/255 (V)となり、約 8 (mV) となりダイナミックレンジが広がり、より精度 の高い絹正が可能となる。

【りり25】との状態で、また、先に行ったステップS 2~S4を繰り返し、即ち出力繼子A02・A03から の出力を調整して黒レベル補正(DCオフセット補正) を行い(S7)、出力端子A04・A05からの出力を 調整して白レベル舗正(ゲインコントロール)を行い (S8)、出力端子A01からの出力を調整してグレー バランス補正 (Vinef調整) を行う (S9)。このよう に D/A コンバータを各補正ことに割り当てることに より、一層ダイナミックレンジを広げることができ、ま た。安定した調整動作によって、精度の高い結正が可能 となり、高画質の読み取り画像を得ることができる。な お、本実施例の説明では、3ライン型カラーCCDイメ ージセンサを用いた場合で説明したが、もちろん白黒の 26 場合にも適用できる。

[0026]

【発明の効果】(1) 本発明によると、イメージセン サからの画像信号をデジタル化する際、A/Dコンバー タにおけるリファレンス信号(変換パラメータ)及びA /Dコンバータの前段に設けたアナログ画像信号処理手 段における処理パラメータ(DCオフセット、ゲイン) の設定を行うD/Aコンバータのダイナミックレンジを 制御するようにし、最大のダイナミックレンジで設定値 の調整を行うことを可能としたことにより、デジタル変 30 ブロック図である。 換の錆度と、この調整によって同時に行われる画像信号 の各種レベル補正の精度を高め、高画質の読取画像を安 定して得ることができる。

【0027】(2) 上記(1)の効果に加えて、A/ Dコンバータから出力されるデジタル出力に基づいてD /Aコンバータのダイナミックレンジを制御する。つま り、画像信号のA/D交換結果をフィードバックしD/ Aコンバータのダイナミックレンジを制御することによ り、最適なレンジ調整を自動的に行い、デジタル変換の 精度と、この調整によって同時に行われる画像信号の各 40 4…原稿、 種レベル論正の錯度をさらに高め、高画質の読取画像を 安定して得ることができる。また、D/Aコンバータの ダイナミックレンジの制御を具体化する場合に、A/D コンバータにおける画像信号のA/D変換後のデジタル 出力に従いD/A変換に用いるリファレンス信号(基準

信号)の設定値を調整することにより簡単な手段で実現

【0028】(3)上記(1)、(2)の効果に加え て、D/Aコンバータにおいて、D/A変換に用いるリ ファレンス信号(基準信号)を、さらには画像信号のA /D変換後のデジタル出力を、可変値として設定・入力 することにより、アナログ変換後の各出力チャンネルに A/Dコンバータ、アナログ信号処理回路においてそれ ぞれ設定値として用いる変換パラメータあるいは処理パ ラメータを出力することが可能で、A/Dコンバータで は画像信号のグレーバランス鎬正を行うように、また、 アナログ信号処理回路では画像信号の黒レベル補正及び /又は白レベル補正を行うようにし、 イメージセンサか らの画像信号をデジタル化する際にとうした画像信号の **浦正が同時にすることができるので、高画質の読取画像** を安定して得ることができる。

【図面の簡単な説明】

【図1】本発明を適用したカラー原稿読取装置の構成の 概要を示す図である。

【図2】3ライン型カラーCCDイメージセンサ9の受 光面を示す図である。

【図3】3ライン型カラーCCDイメージセンサの回路 模成を示すプロック図である。

【図4】CCDを駆動するための各種の信号のタイミン グの相互関係を示すタイムチャートである。

【図5】図1のカラー原稿読取装置の信号処理基板に有 する画像処理回路をより詳細に示すプロック図である。

【図6】 D/A コンパータによりコントロールされるア ナログ信号処理回路及びA/Dコンバータの構成を示す

【図7】図6の副御系により行われる各処理回路の初期 設定動作のフローチャートを示す。

【図8】基準信号が可変設定可能な従来のA/Dコンバ ータの戦略構成を示す図である。


【図9】A/Dコンバータの基準信号の設定に用いる従 来のD/Aコンバータの概略模成を示す図である。

【符号の説明】

9…3ライン型カラーCCDイメージセンサ、10…セ ンサポード基板。 12…CCD信号処理基板、1 15…白基準板. 40… アナログ信号処理回路、 4 1 ··· A / D変換回路,4 2 …シェーディング稿正回路、43…ライン間稿正回路、 4.4…制御回路。 45…発振器、51… D/A変換回路(コンバータ)。

 JP,2000-316087,A
 ● STANDARD ○ ZOOM-UP ROTATION No Rotation
 □ REVERSAL RELOAD

 PREVIOUS PAGE
 NEXT PAGE
 DETAIL




 JP,2000-316087,A
 ● STANDARD ○ ZOOM-UP ROTATION No Rotation
 → REVERSAL RELOAD

 PREVIOUS PAGE
 NEXT PAGE
 DETAIL

(8)

特闘2000-316087





フロントページの続き

F ターム(参考) 58047 AA01 AB02 BA02 B802 BC05 BC09 BC11 DA01 D801 D805 5C072 AA01 BA17 EA05 FB17 FB18 LA15 RA16 UA03 UA06 5C077 LL19 MH03 MP06 NN02 NP03 PP06 PP07 PP09 PP11 PP12 PP43 PP44 PP45 PQ03 PQ08 RR01 RR05 RR15 RR18 SS01